From d11edf4960f106d579475c3db21bba9738def2f7 Mon Sep 17 00:00:00 2001
From: robin <robin@NovaProspect.(none)>
Date: Sun, 1 Apr 2012 17:41:46 +0100
Subject: [PATCH] Started FMMD on sigma delta

---
 submission_thesis/CH5_Examples/Makefile       |   2 +-
 submission_thesis/CH5_Examples/copy.tex       |  88 ++++++++++++++++++
 .../CH5_Examples/sigma_delta_block.dia        | Bin 0 -> 2056 bytes
 3 files changed, 89 insertions(+), 1 deletion(-)
 create mode 100644 submission_thesis/CH5_Examples/sigma_delta_block.dia

diff --git a/submission_thesis/CH5_Examples/Makefile b/submission_thesis/CH5_Examples/Makefile
index 9c17cc5..2e44bc8 100644
--- a/submission_thesis/CH5_Examples/Makefile
+++ b/submission_thesis/CH5_Examples/Makefile
@@ -4,7 +4,7 @@ PNG_DIA = blockdiagramcircuit2.png  bubba_oscillator_block_diagram.png  circuit1
 	dubsim1.png   invamp.png   mvampcircuit.png   pd.png   plddouble.png   plddoublesymptom.png         \
 	poss1finalbubba.png   poss2finalbubba.png   pt100.png   pt100_doublef.png   pt100_singlef.png       \
 	pt100_tc.png         pt100_tc_sp.png      shared_component.png   stat_single.png    three_tree.png  \
-	tree_abstraction_levels.png   vrange.png
+	tree_abstraction_levels.png   vrange.png sigma_delta_block.png
 
 
 
diff --git a/submission_thesis/CH5_Examples/copy.tex b/submission_thesis/CH5_Examples/copy.tex
index 4c7cc6d..cba70dc 100644
--- a/submission_thesis/CH5_Examples/copy.tex
+++ b/submission_thesis/CH5_Examples/copy.tex
@@ -1660,6 +1660,94 @@ The following example shows the analysis of a mixed analogue and digital circuit
 
 
 
+
+\begin{figure}[h]
+ \centering
+ \includegraphics[width=200pt,keepaspectratio=true]{./CH5_Examples/sigma_delta_block.png}
+ % sigma_delta_block.png: 828x367 pixel, 72dpi, 29.21x12.95 cm, bb=0 0 828 367
+ \caption{Sigma Delta ADC signal path}
+ \label{fig:sigmadeltablock}
+\end{figure}
+
+
+\paragraph{How the circuit works.}
+The diagram in~\ref{fig:sigmadeltablock} shows the signal path used
+by this configuration for a $\Sigma \Delta $ADC.
+%
+It works by placing the analogue voltage to be read into
+a mixed analogue and digital feedback circuit.
+%
+A summing junction and integrator is used to compare the negative feedback
+signal with the input.
+%
+The output of the integrator is digitally cleaned-up by IC2 (i.e. output is TRUE or FALSE for digital logic)
+which acts as a comparator, and fed to the D type flip flop.
+%
+The output of the flip flop is a digital representation
+of the input voltage.
+%
+The output of the flip flop, is now cleaned as an analogue signal
+(i.e. a digital 0 becomes a -ve voltage and a digital 1 becomes a +ve voltage)
+and fed into the summing integrator completing the negative feedback loop.
+% ]
+% into
+% 
+% A summing integrator
+% adds the voltage input to the feedback signal.
+% The digital circuitry tries to 
+% apply a voltage to the integrator that will
+% produce a zero output... doh this is difficult to describe.
+% %
+% The input voltage is summed with the feedback from the circuit
+% and is fed into a comparator (IC2) that will output a plus or minus.
+% This is fed into the input (D) of a DQ flip flop.
+% This digitally buffers the output from the comparator.
+% The output from the from the DQ flkip flop is a digital representation
+% of the input voltage.
+% The output from the DQ is sent to the digital comparator formed by R3,R4
+% and IC3.
+% The output from this is sent to the summing integrator as the signal summed with the input.
+
+\subsection{Identifying initial {\fgs}}
+
+\subsubsection{Summing Junction formed by R1 and R2}
+
+The resistors R1, R2 form a summing junction
+to the negative input of IC1.
+Using the earlier definition for resistor failure modes,
+$fm(R)= \{OPEN, SHORT\}$, we analyse the summing junction
+in table~\ref{tbl:sumjunct} below.
+
+\begin{table}[h+]
+\caption{Summing Junction: Failure Mode Effects Analysis: Single Faults} % title of Table
+\label{tbl:sumjunct}
+
+\begin{tabular}{|| l | l | c | c | l ||} \hline
+ \textbf{Failure Scenario} & &  \textbf{Summing}        &   & \textbf{Symptom}          \\ 
+                           & &  \textbf{Junction}       &   &                           \\
+               \hline
+     FS1: R1  SHORT    &  &  R1 input dominates   &  &     $R1\_IN\_DOM$           \\ \hline
+     FS2: R1  OPEN     &  &  R2 input dominates   &  &     $R2\_IN\_DOM$           \\ \hline
+     FS3: R2  SHORT    &  &  R2 input dominates    &  &    $R2\_IN\_DOM$           \\ \hline
+     FS4: R2  OPEN     &  &   R1 input dominates    &  &    $R1\_IN\_DOM$           \\ \hline
+
+\hline
+
+\end{tabular}
+\end{table}  
+% PHS45 
+
+This summing junction fails with two symptoms. We create a {\dc} called $SUMJUNCT$ and we can state,
+$$fm(SUMJUNCT) = \{ R1\_IN\_DOM, R2\_IN\_DOM \} $$.
+
+
+
+%\subsection{FMMD Process applied to $\Sigma \Delta $ADC}.
+
+T%he block diagram in figure~\ref{fig
+
+
+\clearpage
 \section{PT100 Analysis: Double failures and MTTF statistics}
 {
 This section 
diff --git a/submission_thesis/CH5_Examples/sigma_delta_block.dia b/submission_thesis/CH5_Examples/sigma_delta_block.dia
new file mode 100644
index 0000000000000000000000000000000000000000..e9b51165f9c1c35236918290c23d1d6fdc7a0a04
GIT binary patch
literal 2056
zcmV+j2>16NiwFP!000021MOT}bK*7>e&<(s*q3&i6}no|vPq}g&Q5oxGkxf`uZ#hO
zxNB_2He~bC-`*pcYy#LJV3a1QnF$0V^y$dw^6BV^_dkA}C&9|(MVzJQeS&a5FzF<l
z#_8<5|L5nAZ&m-ti{ATb9KD0TSsu*;_(odTcjx`9vRu3y46d)QQF2p6WtO8PUZTPb
z{)v(#8bG5#|DqQJ_dA$IWn{0duSR8=$Kz#bf;5_&^Zq!Re3|9hGM)CTR_k_?EXnd<
z6(#5WH<#|wAFR6>Z1nR$--~Ew#<_{UG<S{Rq4hCcFHFAO?R=3HF*GS}7CTKE`mxXV
z+N@g@&?uc<y!na0sfM(^aMxGeKpR2Id6duMbQcHaCaETZB1I{M$q-s;EV(4Nb8<M`
z_-Wyir-jR(7A`JEi!3kmC@yy)$61z`D6LS-d})ryDJD?@D)x|AEu^@N%QD+D{>vyS
z9wR_?`J1&JYPqvKo<3~28!Z}oxsIph)#$6I>8g6a@znb&F5+=w>P8=@<;l9gIZgN5
zcgK0}yRWy@hN`#5@Gw<I7;$)bm@VU}DfXz@W}AkduGY;4`(}N+-D4-Fy0jIn9Yhk{
zn0(#+hr2KxtZ(qz;{?&9j90hs?#)Ry{@YB-wXlDbQ96zCY4A4qkbUjnaS&i2@$|g^
zJKmhEZSkNp@Pj+EwaC7yltfybkr0XPDcE%&O#tKZcK<m@5T&!ke8aF1TnveT=QD~C
zKMu|$W<Hu^dAdsxPA8KCalT|%u3JAM5$F2;gSEiAGV$!HYzAXUZGcIA9N0L^rzYPg
z8b$<H55hGjBqa1WxHyH|G}?3(HO^u(j)XaK`iiUUdQ`)O_XqlVr!=^;z(<(mXY;kZ
zXOm=YlccRp61W8vG*}`@ecI(64q-#W5R>pmBQB2wE$w{li9=g$n(nJ3?i=m4IQ}2Y
z`5gWUdU3i~mc37DX}}Z1+Ny#2KM*gQ$XAw@btACXgUe_hCpR$AC@uOyQQla`4o<oH
z>aQkQnKGV4_v6puBiQi^wbrWe=7YBb-Bis3)bkjyZRgOq*u=OU5U})FIyd!q)TGP#
zdNv=4Qp*w!GnSPb(zdzW4TYW7SJl%8+S*lV6e<^MnO9E*FwAiXC59CIm2xD437<5g
zy=)zm=$J$sCc)a8CnZP-aMcQt(4%?Y!bl`SuulO@qM{OnJbxzf!^#ApLT^{5_cK65
z9gBDp7E!O79f^2(B!ai~QVf<Jpa~ptpB%!XIFKRJ2;388KFLFCnI6L(Lcq9hv`Tp7
z4hn5xVHUn7?x2X#^70jN2hrLp1;W%hXy(%@*C?=<#A3+cg@9=i6uy8Q#4qtIE~BLP
zVR?CJ@?P(k;4}2!`<TRw!N(+9bR@zziKx}ljzhdW4iUCaL_jQ5XW%}R*E|HEFpI)q
znFEVybw<EdDZgomwvu&Oh%O7!hDpfQwy6+>rJhD1@oAg4D42k85~P)l3>b;<`7?=W
z#Uz5ntW46IbZLmE+svrb&5l7lX9n?GoSGU6q1w7B?pEvy`OK7ZM72`1N_#0XRN$>D
z0;@DRGQLl;G##0A>O?tEz}n&oj3u+}1QADuO1Slt#r8<*%9sw~7U^^p<#~49tZ9_C
z?0S@#boMZt5N#p$@|8y-*!vFJ1x8TpgsIz4f-5i^>&_vVmzgUV3hq8V@2lO)r>#y;
z!y$BQ4q<DEz*qYu5Eeorp+Y_cQ=x<~w}+u5ef|vMlPiPxD@)2~W;)v7oi^;KW5*eu
zGiUfIpVUwWf=`on&`1)mqyc=AMG1MRhPDcVGoTO*g(0J!IYXU*b<83ZZa_zlW|^<d
zXc`wF^~5xX#v>;=0mA4lOK?yW#_K2?Zbo5t>L}cx?yV~m1tRt~d#&|hK!roXEe_S;
z5FiD|uJ}g_?pfPw<f~J5R~4lHN4kER6&j)KmuPP4l~-pgnO5Aw*njK_4J$$14i)F#
zS7_Vv)h*DJ*3u0~Fe<wRTDL$ug>AO3HFIY>uuE-l7W&*Xwn!Gn+T{>dXp)oArBJYv
zzUfetkoD!GR4dn%tIkeeiJjuTcDmoj>3?M7tt+)$={2sBgH-!m^H?ORotaacC}j+B
zLY*~feQYu7qs_cg&iX<x;7~5F%1LMCugl753oGZIt-QXHf{4?c>7W!*|3^A3%8-T-
z%Fo>M6CCJhA=tC4$z--Fq{5NFOT@7!_qv+Qr#TtgzRXG5Jv_?1p4VQ3P^7UKenWf-
z6`9?}hxd(-8U^gOKA!W|N0TpVUDic0_=HLqv{$Nd3j_{HOEIJzDO)5i5aaX(IHjMH
zZ1Sb|-EEE6Vwn`C2OpYf{(a}Lyq_~`(9+Iny}%kT(z?jYt}>){s{kdG*F&*@M7Xjg
zBq|JD0t0j6yclKP6BtcmHY6}?N>d}PnC>zduPcK=#4}D|H0)Eit`_4AQFr*#=RURl
zMJu5#3}aXiEvAyv{elkRzBeLjB&;#*5Q(a~RQlbleoK)cA?A_@jFrS8Q7^qz<G(cl
zicetz?f|mzNzFM1<tOq?BLOee8UZ89owEiVU{7EKJ2KWZ!-(7JDZe&=krY}}9fDGF
zsR`%$^_6hY)+I#tW(Z7<zaNhyUku4m*>fF?a;}De3Z9AE^FWv@;#)84WUL`+_5>kj
mwwcnRV_vVUk|S&zIjZ;W_e3vx8$URD(fb!A;FbH7TmS%6mj0Ij

literal 0
HcmV?d00001